

# Selek 15" Schematic

## CFL-H refresh

2019/04/03

REV : A00

**DY : None Installed**  
**UMA: UMA only installed**  
**OPS: DISCRTE OPTIMUS installed**

Selek CFLH N17P




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>Cover Page</b>		
Size A4	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 1 of	105

Project Code : 4PD0H7010001  
PCB P/N : 18825-1  
Revision : A00

Selek CFL-H refresh Block Diagram


GPU




CHARGER	
ISL88739	44
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51225RUKR-GP	45
INPUTS	OUTPUTS
3D3V_PWR	3D3V_S5
5V_PWR	5V_S5
DCBATOUT	
CPU Core Power	
NCPS1208MNTXG	46-50
NCPS1382MNTXG x 2	
NCPS1382MNTXG (23e)	
NCPS1253MNTBG	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DCBATOUT	+VCCGT
DCBATOUT	+VCCGT (23e)
DCBATOUT	+VCCSA
DDR4 SUS	
RT8231AGQW-GP	
APL5930KAI-TRG	51
INPUTS	OUTPUTS
DCBATOUT	1D2V_S3
3D3V_S5	0D6V_S0
	2D5V_S3
CPU VCCPRIM_CORE 1V	
	11
INPUTS	OUTPUTS
1D0V_S5	+VCCPRIM_CORE
CPU DCDC-V1D00A	
AO22262QI-10-GP-U	53
INPUTS	OUTPUTS
DCBATOUT	1D0V_S5
LDO-V1D8V	
APL5930KAI-TRG	54
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
5V/3V_S0	
TPS22966DPUR-GP	40
INPUTS	OUTPUTS
5V_S5	5V_S0
3D3V_S5	3D3V_S0
EOP10/EDRAM (23e)	
TPS22961DNYT	40
INPUTS	OUTPUTS
1D0V_S5	+V_EDRAM_VR
1D0V_S5	+V_EOP10_VR
3D3V_VGA	
AO3419L	86
INPUTS	OUTPUTS
3D3V_S0	3D3V_VGA_S0
VGA_CORE	
ISL62771HRTZ-GP-U	85
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
1D5V_VGA_S0	
Y8288RAC-GP	86
INPUTS	OUTPUTS
DCBATOUT	1D5V_VGA_S0

Selek CFL-H N17P





Selek CFLH N17P



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title**CPU\_DDR\_CHA**

SizeA3





Document Number**Selek CFL-H**

Rev**A00**

Date:Wednesday, April 03, 2019

Sheet4of105

SSID = CPU



## AROUND\_CPU





Table 13-14. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R <sub>PULL</sub> [Ω]	R <sub>OUT</sub> [Ω]	R <sub>S</sub> [Ω]	R <sub>S2</sub> [Ω]	V <sub>CCST</sub> [V]
VIDSOUT							100	100	0	10	
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	1.0
VIDALERT#							56	Empty	220	0	

**Note:** For additional information regarding SVID and power management refer to "Power Architecture Guide".



GPD11 pull high by Intel PDG1.3 request

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

eDP Enable	
CFG4	1: Disable 0: Enable

PEG Training	
CFG7	1: (default) PEG Train immediately following RESET# de assertion 0 = PEG Wait for BIOS for training.

Physical_Debug_Enabled (DFX privacy)	
CFG4	1: Disable 0: Enable (Set DFX enables bit in debug)

PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x4 - Device 1 function 1 enabled - function 2 disabled 01: Reserved - (Device 1 function 3 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



## Processor Internal Pull-Up / Pull-Down Terminations


### Processor Internal Pull-Up / Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM[3:0]	Pull Up	V <sub>CCIO</sub>	16-60 Ω
PREQ#	Pull Up	V <sub>CCST</sub>	3 kΩ
PROC_TDI	Pull Up	V <sub>CCSTG</sub> <sup>1</sup>	3 kΩ
PROC_TMS	Pull Up	V <sub>CCSGT</sub> <sup>1</sup>	3 kΩ
CFG[19:0]	Pull Up	V <sub>CCIO</sub>	3 kΩ

**Note:**  
1. For SKL-S it should be V<sub>CCST</sub>

Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p><b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> <li>• <b>CFG[0]:</b> Shall reset sequence after PCU PLL lock until de-asserted. <ul style="list-style-type: none"> <li>- 1 = (Default) Normal Operation;</li> <li>- 0 = Stall.</li> </ul> </li> <li>• <b>CFG[1]:</b> Reserved configuration lane.</li> <li>• <b>CFG[2]:</b> PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> <li>- 1 = Normal operation</li> <li>- 0 = Lane numbers reversed.</li> </ul> </li> <li>• <b>CFG[3]:</b> Reserved configuration lane.</li> <li>• <b>CFG[4]:</b> eDP enable. <ul style="list-style-type: none"> <li>- 1 = Disabled.</li> <li>- 0 = Enabled.</li> </ul> </li> <li>• <b>CFG[6:5]:</b> PCI Express* Bifurcation <ul style="list-style-type: none"> <li>- 00 = 1 x8, 2 x4 PCI Express*</li> <li>- 01 = reserved</li> <li>- 10 = 2 x8 PCI Express*</li> <li>- 11 = 1 x16 PCI Express*</li> </ul> </li> <li>• <b>CFG[7]:</b> PEG Training. <ul style="list-style-type: none"> <li>- 1 = (default) PEG Train immediately following RESET# de assertion.</li> <li>- 0 = PEG Wait for BIOS for training.</li> </ul> </li> <li>• <b>CFG[19:8]:</b> Reserved configuration lanes.</li> </ul>	I/O	GTL		All processor lanes. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.






1208

Selek CFLH N17P

**Wistron Corporation**  
21F, 6th, Sec. 1, Hsin 1st Yeh Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **CPU\_CFG\_CFG STRAP**

Size Document Number **Selek CFL-H** Rev **A00**  
Date: Wednesday, April 03, 2019 Sheet 6 of 106



Selek CFLH N17P

		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU_GND</b>			
Size A3	Document Number	Rev	
<b>Selek CFL-H</b>		<b>A00</b>	
Date: Wednesday, April 03, 2019	Sheet 7	of 105	




Selek CFLH N17P

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File <b>CPU_POWER(VCCSA/VCCIO/VDD)</b>			
Size Custom	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 6	of 105





SSID = CPU



VCORE

CFL-H\_45W


ItotMax current=10ma max = 128A



VCCGT

CFL-H\_45W




ItotMax current=10ma max(A) = 32 A




VCCSA





H-Line

ItotMax current=10ma max(A) = 11.1 A






1uF 48 Pcs





VR: +/-5% or +/-50mV  
Place close to VR output



JJ 20150130



Table 50-5. Decoupling Requirements for CFL H 8+2 Processor (Sheet 1 of 2)


Domain	Board Edge cap	Backside cap	Notes
Vcc	2x 22uF 0603		
	8x 47uF 0805		
		48x 1uF 0201	
		42x 10uF 0402	
		10x 22uF 0603	
VccGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	
VccSA	2x 47uF 0805		
	2x 22uF 0603		
		7x 10uF 0402	
VDDQ		1x 1uF 0201	
		4x 22uF 0603	
		11x 10uF 0402	
VccIO		3x 10uF 0402	
		3x 0402 (placeholder)	Additional capacitors might be needed if the connectivity from BGAs to capacitors is not adequate.
VccST		1x 1uF 0201	Must be Ground referenced. Board routing resistance from BGA to Power gate should be less than 10mOhm. Do not route VccGT closest adjacent layer over any power net other than ground.
VccSTG		1x 1uF 0201	Must be Ground referenced. Share with 1.0V PCH rail.
VccPLL		1x 1uF 0201	Must be Ground referenced. Share with 1.0V PCH rail. Board resistance from BGA to Power gate should be less than 130mOhm.
		1x 22uF/47uF 0805 (placeholder)	*Placeholder not stuffed. To be placed as close as possible to BGA (H28, J28) and be placed either at board edge or backside.
Domain	Board Edge cap	Backside cap	Notes
VccPLL_OC		2x 1uF 0201	Must be Ground referenced. Share with VDDQ. Board resistance from BGA to Power gate should be less than 86mOhm.


**Note:** High Current Rail assuming 600KHz for VR bandwidth. Higher VR bandwidth assumptions results in lower quantity of MLCC (0805/0603) to meet the same AC loadline.  
**Note:** It is important to make sure that the noise on VCCPLL rail must be limited to the +/-5% VR specification below 150KHz - as this will potentially impact the PLL failing to phase lock. Where necessary, the 0805 placeholder can be stuffed with a 22uF or 47uF to assist noise reduction. While stuffing the 0805 cap may reduce noise coupling, one should still route the PLL rail carefully (i.e. to avoid noisy and high current rail) to mitigate any potential issue.

Selek CFLH N17P


<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU (Power CAP2)</b>			
Size Custom	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 11	of 105	







Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>RESERVED</b>			
Size A4	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 14 of	105

26.01	SPI_CS0_CPU1	<<<
15.21.25.01	SPI_CS0_CPU1	>>>
15.21.25.01	SPI_CS0_CPU1	>>>
15.21.25.01	SPI_CS0_CPU1	>>>
15.21.25	SPI_HOLD_CPU1	>>>
25	SPI_CS0_INCK_N	<<<
25	SPI_CS0_INCK_N	<<<
91	TPM_SPL_PIOH	<<<


26.31.61.63.75.91	PLT_RST#	<<<
6	H_PWRSD	<<<
24	SDA_PWBWTH	>>>
61	SUS_CLK	<<<
24	SDA_TRM_SDA	<<<
3	AUD_AZAPU_SDO	<<<
3	AUD_AZAPU_SDO	<<<
3	AUD_AZAPU_SDO	<<<
6	PCH_JTAG_TMS	<<<
6	PCH_JTAG_TDO	<<<

12.13	DDIMM_DRAMST#	>>>
21	CPU_SMB_ALERT#_P1	<<<
27	HDA_BTCLK_CODEC	<<<
27	HDA_BTCLK_CODEC	<<<
27	HDA_BTCLK_CODEC	<<<
55	DMAC_PCH_DATA	<<<
55	DMAC_PCH_CLK	<<<

24.31	LAN_WAKE#	>>>
21	QFP_HTS	<<<
61	CHRG_PN_RESET#	<<<
61	CHRG_CHN	<<<
91	CPU_SMB_ALERT#_P1	<<<
15.21.25	SPI_WP_CPU1	<<<
15.21.25.01	SPI_WP_CPU1	<<<
15.21.25.01	SPI_WP_CPU1	<<<

27.43.63.67	PM_SLP_S0#	<<<
40.43.51.52	PM_SLP_S0#	<<<
24	PCH_WAKE_N	>>>
24.26.79	CPU_SMB_SCL_P1	<<<
24.26.79	CPU_SMB_SCL_P1	<<<
24.36.86	DDIMM_PWBWTH	>>>
24.65	TP_WAKEN_KIOH	<<<
21.27	SPKR	<<<
24.26	RESET_OUT#	<<<
12.13	PCH_SMBDATA	<<<
12.13	PCH_SMBCLK	<<<
6	PCH_JTAG#	<<<

25.40.45	3V3_POK	<<<
24	PCH_LANST#	<<<
43.44	ACOK_ALM	<<<
64	PM_RSTST#	<<<



Azalia I/F EMI Close to PCH



Close to PCH




Install Display Audio Interface to CPU



PCH Strap



SIO



SMBUS



W7527002 F7C




W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C




W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C



W7527002 F7C









W7527002 F7C




W7527002 F7C



## TO CPU CLOCK



- The SRCLKREQ# [15:0] signals can be configured to map to any of the PCH-H PCI Express\* Root Ports
- SRCLKREQ# [15:0] to CLKOUT\_PCIE\_P/N [15:0] Mapping Requirements
- SRCLKREQ# [7:0] signals can be mapped to any of the CLKOUT\_PCIE\_P/N [7:0] differential clock pairs
- SRCLKREQ# [15:0] signals can be mapped to any of the CLKOUT\_PCIE\_P/N [15:0] differential clock pairs



## 24 MHz Crystal Specifications (Sheet 1 of 2)

Parameter	Values	Units	Max/Min Range
Frequency	24	MHz	
Frequency Tolerance	≤ 100	PPM	
Duty Cycle Variation	+/- 5	%	
Pk to Pk jitter	≤ 150	pS	Includes cycle to cycle and period
Operating Temperature	-40 to 85	°C	


Parameter	Values	Units	Max/Min Range
Series Resistance	≤ 30	Ω	
Aging	±3	PPM	


Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
Title <b>PCH (CLK)</b>			
Size	Document Number		Rev
Custom	<b>Selek CFL-H</b>		<b>A00</b>
Date	Wednesday, April 03, 2019		Sheet 16 of 105




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.









GPIO	GPP_B14 SPKR	GPP_B18 GSPIO_MOSI	GPP_C2 SMBALERT#	GPP_B22 GSPII_MOSI	GPP_C5 SMBALERT#	SPIO_MOSI SPIO_MISO	GPP_H15 SML3ALERT#
Schematic		default is internal pull down add TP at PCH side		default is internal pull down add TP at PCH side			

GPIO	GPP_B23 SML1ALERT# PCHHOT#	SPIO_IO2	SPIO_IO3	HDA_SDO/ I2S0_TXD	GPP_H12 SML2ALERT#	GPP_I6 DDPB_CTRLDATA	GPP_I8 DDPC_CTRLDATA
Schematic					internal pull down	Pull high at page 19	internal pull down

need check the latest CRB,PDG

GPIO	GPP_I10	GPP_F23/ DPPF_CTRLDATA	GPP_J4 CNV_BRI_DT UART0_RTS#	GPP_J6 CNV_RGI_DT UART0_TXD	GPP_J9	GPD7	
Schematic		internal pull down					

Table 9-1. Pin Straps (Sheet 1 of 4)

Signal	Usage	When Sampled	Comment
GPP_B14 / SPCR	Top level Overclock	Rising edge of PCH_PWRON	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_B18 / GSPIO_MOSI	No device	Rising edge of PCH_PWRON	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_C2 / SMBALERT#	1.5V Core activity	Rising edge of GSPII_MOSI	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>



Signal	Usage	When Sampled	Comment
GPP_B23 / SML1ALERT#	Top level Overclock	Rising edge of PCH_PWRON	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_B22 / GSPII_MOSI	No device	Rising edge of PCH_PWRON	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_C5 / SMBALERT#	1.5V Core activity	Rising edge of GSPII_MOSI	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>

Signal	Usage	When Sampled	Comment
GPP_B14 / SPCR	Top level Overclock	Rising edge of PCH_PWRON	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_B18 / GSPIO_MOSI	No device	Rising edge of PCH_PWRON	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_C2 / SMBALERT#	1.5V Core activity	Rising edge of GSPII_MOSI	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>

Signal	Usage	When Sampled	Comment
GPP_F23 / DPPF_CTRLDATA	Display Port 1 Detected	Rising edge of PCH_PWRON	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_J4 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of GSPII_MOSI	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_J6 / CNV_RGI_DT / UART0_TXD	1.2V CNV Mode Select	Rising edge of GSPII_MOSI	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPP_J9	1.5V VCCSPI	Rising edge of GSPII_MOSI	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>
GPD7	Reserved	Rising edge of GSPII_MOSI	<p>The signal has a weak internal pull-down.</p> <p>1 = Disable "Top level" mode. This enables an address on-chip buffer and enables the top level mode. The default value of the signal is 0.</p> <p>0 = Enable "Top level" mode. This enables the top level mode. The default value of the signal is 1.</p> <p>Notes:</p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWRON is high.</li> <li>The signal is in the primary well.</li> </ol>

BANK C0100000









Selek CFLH N17P

<b>DELL</b> Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title <b>PCH_(VSS/GPIO)</b>	
Size Custom	Document Number <b>Selek CFL-H</b>
Date: Wednesday, April 03, 2019	Sheet 23 of 105

# Main Func = KBC











ALL\_SYS\_FWRD (R0NPROR) assert,  
delay 10ms; PCH\_FWRD (RSET\_OUT) jassert;









CR_STRAP	BSS_STRAP	Source
0	X	Use 3.3V Private SPI
0	0	Use eSPI Flash Channel
1	1	Use 3.3V Shared SPI





Note 16  
If the eSPI Flash Channel is used for booting, the GPIO123/3RD\_C58 pin must be used as RSMRST#. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel. If the SHD\_SPI port is used for booting, then any unused GPIO may be used for RSMRST#.



#	Board_ID(GPIO155)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAOE
1	X00	100.0K	10.0K	3
2	X01	100.0K	17.8K	2.801
3	X02	100.0K	27.0K	2.598
4	X03(Reserved)	100.0K	37.4K	2.402
5	A00	100.0K	49.9K	2.201
6	A01	100.0K	64.9K	2.001
7	A02	100.0K	82.5K	1.808
8	A03	100.0K	107K	1.594
9	Reserved	100.0K	154K	1.299
10	Reserved	100.0K	200K	1.1
11	Reserved	100.0K	TBD	0.9
12	Reserved	100.0K	TBD	0.7
13	Reserved	100.0K	TBD	0.5
14	Reserved	100.0K	TBD	0.3




#	MODEL_ID(GPIO153)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAOE
1	Nvidia-N17P-G0-K1	100.0K	10.0K	3
2	Nvidia-N18P-G0	100.0K	17.8K	2.801
3	Nvidia-N18P-G0	100.0K	27.0K	2.598
4	Nvidia-N18P-G0	100.0K	37.4K	2.402
5	Nvidia-N18P-G0	100.0K	49.9K	2.201
6	Nvidia-N18P-G0	100.0K	64.9K	2.001
7	Nvidia-N18P-G0	100.0K	82.5K	1.808
8	Nvidia-N18P-G0	100.0K	107K	1.594
9	Nvidia-N18P-G0	100.0K	154K	1.299
10	Nvidia-N18P-G0	100.0K	200K	1.1
11	Reserved	100.0K	TBD	0.9
12	Reserved	100.0K	TBD	0.7
13	Reserved	100.0K	TBD	0.5
14	Reserved	100.0K	TBD	0.3






# SSID = Flash.ROM SPI FLASH ROM (32M byte) for PCH



15 SPI\_CS\_ROM\_N0 >>>  
15,21,91 SPI\_SO\_CPU <<<  
15,21 SPI\_WP\_CPU <<<  
15,21 SPI\_HOLD\_CPU <<<  
15,21 SPI\_CLK\_CPU >>>  
15,21,91 SPI\_SI\_CPU >>>  
15 SPI\_CS\_ROM\_N1 >>>






5  
Main Func = Thermal Sensor




TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125




**SSID = Audio**





Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>RESERVED</b>			
Size A4	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 28 of	105

# Main Func = Audio

20 SPK\_ID <<>>

27 AUD\_SPK\_L+ >>>>

27 AUD\_SPK\_L- >>>>

27 AUD\_SPK\_R+ >>>>

27 AUD\_SPK\_R- >>>>

27 MIC2\_VREFO\_R >>>>

27 MIC2\_VREFO\_L >>>>

27 AUD\_RING <<<<

27 AUD\_HPOUT\_L >>>>

27 LINE1\_L >>>>

27 AUD\_HPOUT\_R >>>>


27 LINE1\_R >>>>

27 AUD\_SELEEVE <<<<


27 AUD\_HPJD\_N <<<<

## Layout Note:


Speaker trace width >40mil @ 2W4ohm speaker power



## Speaker




CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND




12/17 Clark move close to connector

## Universal Jack (Moved to I/O Board)




## Layout Note:

EC2908 EC2907 should place nearby codec IC.





Selek CFLH N17P

5					4					3					2					1				
D																								
C																								
B																								
A																								
Selek CFLH N17P															<div><div></div><div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div></div>									
Title															(Reserved)									
Size					Document Number															Rev				
A					Selek CFL-H															A00				
Date:					Wednesday, April 03, 2019										Sheet					30 of 105				
5					4					3					2					1				



Size Custom	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 31 of 105	

**SSID = LAN**



Title	<b><i>RJ45+Transformer</i></b>
-------	--------------------------------

Size B	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 32 of 105	



SSID = Card Reader

Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A2	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 33 of	105

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1





Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date:	Wednesday, April 03, 2019	Sheet 34 of	105



19 USB1\_USB30\_RX\_N <<=====  
19 USB1\_USB30\_RX\_P >>=====  
19 USB1\_USB30\_TX\_N >>=====  
19 USB1\_USB30\_TX\_P <<=====  
18 USB1\_USB20\_P <<=====  
18 USB1\_USB20\_N <<=====

24,35 USB\_EN# >>>=====  
18 USB\_OC0# <<<=====

24,35 USB\_EN# >>>=====  
18 USB\_OC1# <<<=====



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+




Selek CFLH N17P

<b>DELL</b> Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB3.0*2 CONN</b>	
Size Custom	Document Number <b>Selek CFL-H</b>
Date: Wednesday, April 03, 2019	Rev <b>A00</b>
Sheet 35	of 105



5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date:	Wednesday, April 03, 2019	Sheet 37 of	105

SSID = USB3.0 Redrivere

USB 3.0 Re-driver Pull High / Low

Selek CFLH N17P



**Wistron Corporation**  
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Redriver

Size

A2

Document Number

Selek CFL-H

Rev

A00

Date

Wednesday, April 03, 2019

Sheet

38

of

106

Selek CFLH N17P



## Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

***(Reserved)***

Size

A

Document Number
-----------------

# Selek CFL-H

Rev	
-----	--

A00

Date: Wednesday, April 03, 2019


Sheet 39 of 105





Main Func = Power & Sequence

Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>Connected_Standby(1/2)+DS3</b>	
Size A3	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet	41	of 105

D

D

C

C

B

B

A

A

Selek CFLH N17P



# Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**(Reserved)**

Size

A

Document Number

**Selek CFL-H**


Rev

A00




Date: Wednesday, April 03, 2019

Sheet 42 of 105


**Main Func = ADT Input**



**Main Func = M-BAT Input**



## Barrel Adapter Piug-in Detect



Selek CFLH N17F



Title \_\_\_\_\_


**DCIN**

Size	Document Number	Rev
------	-----------------	-----


A2	<b>Selek CFL-H</b>	A0
----	--------------------	----

Date: Wednesday, April 03, 2019 Sheet 43 of 105

$$I_{ACLIMHW} = \frac{V_{ACLIMHW}}{32 \times PR443}$$


$$I_{CCLIMHW} = \frac{V_{CCLIMHW}}{32 \times PR4436}$$


PR4405	2 cell	3 cell	4 cell
NVDC	100k	66.5k	82.5k
HYBRID	165k	182k	147k



SSID = PWR.Plane.Regulator\_5V


OFFPAGE-Signal



OFFPAGE-GAP




# SY8288C For 5V



SSID = PWR.Plane.Regulator\_3D3V


OFFPAGE-Signal




OFFPAGE-GAP



# SY8286B For 3D3V





Add : PWR GAP  
change GND symbol on this page ALL GND

DCBATOUT

PL4711

PWR\_DCBATOUT\_VCCORE

1

PB201209T-170Y-N-GP

PL4712

1


PB201209T-170Y-N-GP

PT4711

SE33U25VM-11-GP

Do Not Stuff

EE 0401



**Max Current = 3.50(A)**  
PWR\_DCBATOUT\_VCCCORE



Rate	<b>DC/DC VCCCPUCORE (1/2)</b>
------	-------------------------------

Size C	Document Number <b>Selek CFL-H</b>
-----------	---------------------------------------

Rev  
A00

Date: Wednesday, April 03, 2019

Sheet 47 of 10

Max Current = 3.50(A)

PWR\_DCBATOUT\_VCCCORE

MLCCs must be placed  
symmetrically on Top and Bottom.

Max Current = 3.50(A)

PWR\_DCBATOUT\_VCCCORE

MLCCs must be placed  
symmetrically on Top and Bottom.

This circuit is for Hexa core.  
Please refer to the table in next page.

Selek CFLH N17P

**DELL** Wistron Corporation  
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,  
Taippei Hsien 221, Taiwan, R.O.C.

Title  
**DC/DC VCCCPUCORE (2/2)**



Size  
C Document Number  
**Selek CFL-H**

Date: Wednesday, April 03, 2019

Sheet 48 of 105


Rev  
**A00**





Power 0401

MLCCs must be placed  
symmetrically on Top and Bottom.



Selek CFLH N17P



OFFPAGE-Signal



PH on EE Side

PWR\_1D05V\_PG

3V\_5V\_DSW\_OK


PWR\_1D8V\_PG

OFFPAGE-GAP



# AOZ2262 For 1D05V

COM	IC	AOZ2262 (10A)	AOZ2261 (8A)	AOZ2260 (6A)
		074.02262.0043	074.02261.0A73	074.02260.0043
Chock		68.1R01A.20B IDC : 10A	68.1R01A.20B IDC : 10A	68.1R01A.20B IDC : 10A
Output CAP		22uF/6.3V * 5pcs DY*1	22uF/6.3V * 4pcs DY*1	22uF/6.3V * 4pcs DY*1



Cyntec. 6.5mm x 6.9mm x 3.0mm  
DCR: 9m~10mOhm  
Idc : 11 A , Isat : 22A

TDC : 10A

$$Vo = 0.8x(1+R1/R2) = 0.8x(1+3.16/10) = 1.0528V$$

Selek CFLH N17P



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **POWER (AOZ2262\_1D05V)**

Size A3	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 52 of	105

Main Func = 1D8V



OFFPAGE

25,52 3V\_5V\_DSW\_OK >>



52 PWR\_1D8V\_PG <<


OFFPAGE\_GAP



APL5934 for 1D8V

APL5934 need <1.8W


IDC = 550mA





Selek CFLH N17P


<b>DELL</b>			<b>Wistron Corporation</b>		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title <b>POWER (APL5934 1D8V)</b>					
Size A3	Document Number <b>Selek CFL-H</b>				Rev <b>A00</b>
Date: Wednesday, April 03, 2019 Sheet of					

### ***NB694 for VCCIO***



LP#	C1	C0	VOUT
0	X	X	0.000V
1	0	0	0.850V
1	0	1	0.875V
1	1	0	0.950V
1	1	1	0.975V




















Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LCD/Inverter Connector</b>			
Size Custom	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 56	of	105



**SSID = HDMI**



5

4

3

2

1

D

C |

B

A |

---

5

---

4

---

3

---

2

1

Selek CFLH N17P



# Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

***(Reserved)***

Size

A

Document Number

# Selek CFL-H

Rev


A00

Date: Wednesday, April 03, 2019

Sheet 58 of 105


5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Selek CFLH N17P


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date:	Wednesday, April 03, 2019	Sheet 59 of	105

Main Func = HDD

17 HDD\_SATA\_TX\_P >>>  
17 HDD\_SATA\_TX\_N <<<  
17 HDD\_SATA\_RX\_N <<<  
17 HDD\_SATA\_RX\_P >>>  
19 HDD\_DEVSLP >>>  
70 FFS\_INT2\_Q >>>  
24.63 SSD\_SCP# >>>



Layout Note:  
Place near HDD1



## SATA HDD Connector




Table 16-5. SATA / PCI Express\* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>1</sup>	None <sup>2</sup>	None <sup>3</sup>

**Notes:**

- This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODDs / devices are NOT used.
- For PCIe\* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- For PCIe\* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe\* lane that needs to support either PCIe\* Gen2 devices or PCIe\* Gen3 devices, follow the PCIe\* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Use a non-interleaved breakout to isolate Tx and Rx.

Selek CFLH N17P



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **SATA HDD**

Size Custom Document Number **Selek CFL-H**

Date: Wednesday, Apr 03, 2019

Sheet 60 of 105

Rev **A00**

# Main Func = WLAN

17 WLAN\_PCIE\_RX\_N <<<  
17 WLAN\_PCIE\_RX\_P <<<  
17 WLAN\_PCIE\_TX\_N <<<  
17 WLAN\_PCIE\_TX\_P <<<  
16 WLAN\_CLK\_CPU\_P >>>  
16 WLAN\_CLK\_CPU\_N >>>  
16 WLAN\_CLKREQ\_CPU\_N >>>

18 BT\_USB20\_N <<<  
18 BT\_USB20\_P <<<

16 PULSAR\_38P4M\_REFCLK >>>

15,26,31,63,79,91 PLT\_RST# >>>

17 CNV\_WR\_DN1 <<<  
17 CNV\_WR\_DP1 <<<  
17 CNV\_WR\_DN0 <<<  
17 CNV\_WR\_DP0 <<<

17 CNV\_WT\_DN1 <<<  
17 CNV\_WT\_DP1 <<<  
17 CNV\_WT\_DN0 <<<  
17 CNV\_WT\_DP0 <<<

17 CNV\_WT\_CLKN <<<  
17 CNV\_WT\_CLKP <<<  
17 CNV\_WT\_DN1 <<<  
17 CNV\_WT\_DP1 <<<


17 CNV\_WT\_DN0 <<<  
17 CNV\_WT\_DP0 <<<  
17 CNV\_WT\_CLKN <<<  
17 CNV\_WT\_CLKP <<<  
17,21 CNV\_BRI\_RST# <<<  
17 CNV\_RGI\_DT <<<  
17 CNV\_BRI\_DT\_CON <<<  
17 CNV\_RGI\_RSP <<<  
15 CNV\_RF\_RESET# <<<

15 CLKREQ\_CNV# >>>

20 WLAN\_WIGIG60GHZ\_DIS# >>>  
20 BT\_RADIO\_DIS# >>>

15 SUS\_CLK >>>

20 CNV\_DET# >>>



SSID = Wireless

Selek CFLH N17P



**Wistron Corporation**


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **(Reserved)WWAN**

Size A	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
-----------	---------------------------------------	-------------------

Date: Wednesday, April 03, 2019 Sheet 62 of 105

### Mini Card Connector (NGFF m-SATA)




		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>SSD-NGFF</b>			
<b>Size</b> Custom	<b>Document Number</b> <b>Selek CFL-H</b>		<b>Rev</b> <b>A000</b>
<b>Date:</b> Wednesday, April 03, 2019	<b>Sheet</b> 63	<b>of</b>	<b>105</b>

# SSID = User.Interface


## Power button

NONE FINGER PRINT 才會上件




## Battery LED1 (AMBER\_LED)

Low activated from KBC GPIO




## Battery LED2 (WHITE\_LED)


Low activated from KBC GPIO



## SATA LED





## M-BIST for G10 (Proposed schematic ) follow bandon



Selek CFLH N17P





Main Func = TPAD




**EC 12C**

## I2C




Change pindefine DWT1 0210 1330

Need to check if it is Active High or Active Low  
~~and check if there is PH on TPAD side.~~



Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)




18 USB3\_USB20\_P  
18 USB3\_USB20\_N  
18 USB2\_USB20\_P  
18 USB2\_USB20\_N

18 CARD1\_USB20\_N  
18 CARD1\_USB20\_P


20.65 CPU\_I2C\_SCL\_P1  
20.65 CPU\_I2C\_SDA\_P1

44 BT\_PWR\_IN-  
44 BT\_PWR\_IN+




Cardreader

USB 2.0 Gen1 \*2



E3 reserve



Selek CFLH N17P

**DELL** Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **IO Board Connector**

Size A3 Document Number **Selek CFL-H** Rev **A00**


Date: Wednesday, April 03, 2019 Sheet 66 of 105

Main Func = Hall Sensor


Selek CFLH N17P


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Hall Sensor</b>			
Size A	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 67 of	105

Main Func = Debug



Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Dubug connector</b>			
Size A4	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 68 of	105



Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Selek CFLH-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 69	of	105

```

20      GSEN2_INT1_C  <<<<=====
20      GSEN2_INT2_C  <<<<=====


20  CPU_I2C_SDA_ISH  <<<<=====
20  CPU_I2C_SCL_ISH  <<<<=====

60      FFS_INT2_Q  <<<<=====

```






[illegible]

Please help to close with U6602



```
nc = TYPEC MUX
```

**Main Func = TYPEC CONTROLLER**



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title				<b>USB3.0 PORT</b>			
Size	Document Number				Rev		
Custom	<b>Selek CFL-H</b>				A00		
Date: Wednesday, April 03, 2019			Sheet 72 of		105		





Main Func = LPS

72 VBUS\_P\_CTRL >>>—  
72 NXP3290\_FO <<<—  
72 CCG5\_VBUS\_CSN <<<—






Selek CFLH N17P

<b>DELL</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai W6 Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File LPS		
Size Custom	Document Number Selekt CFL-H	Rev A00
Date: Wednesday, April 03, 2019	Sheet 74 of	105

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1



Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>(Reserved)Thunderbolt (5/5)</i></b>			
Size A	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date:	Wednesday, April 03, 2019	Sheet 75 of	105







Note:



1. Design may alternatively use two 0201W 0.47  $\mu$ F X6S for each 0201W 1  $\mu$ F



Date: Wednesday, April 03, 2019 Sheet 76 of 105



follow CRB



Hotplug Detection





Table 7. IFPy\_IVOVD Decoupling and Filtering

GPU	Type	Footprint	Population	N18	N17	Location
IFPy_IVOVD Supply Rails						
GB4C-128, GB4D-128	0.1 uF	X78	0402	0	6	Under GPU; 1 per ball
	0.47 uF	X65	0201W	0	0	Under GPU; 1 per ball
	1.0 uF	X65	0402	0	3	Near GPU
	0.47 uF	X65	0201W	6	0	Near GPU
	4.7 uF	X65	0603	3	3	Near GPU
Bead Type						
180 Ohm @ 100 MHz (ESR=0.2 Ohm)			0603	0	0	Near GPU

Note:  
1. Design may alternatively use one 0201W 0.47 uF X65 for each 0201W 1 uF.  
2. Design may alternatively use two 0201W 0.47 uF X65 for each 0201W 1 uF.



Selek CFLH N17P




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**GPU\_DIGITALOUT (2/5)**


Size: Custom  
Document Number: **Selek CFL-H**  
Date: Wednesday, April 03, 2019  
Sheet: 77 of 105

Rev: **A00**

Change to 1uF 0201 X65 \*3 from 0201 X650.47u\*6  
use two 0201W 0.47uF X65 for each 0201W 1uF



# FBCLK Termination place on VRAM side



# FBCLK Termination place on VRAM side




Table 4. Frame Buffer PLL Decoupling and Filtering

GPU	Capacitor Type	Footprint	N18	N17	Location
FB PLL Supply Rail for GPU					
GBAC-128	0.1 $\mu$ F	0201	0	0	Under GPU
GBAC-128	0.47 $\mu$ F	0402	3	0	Under GPU
GBAC-128	22 $\mu$ F	0805	0	1	Near GPU
GBAC-128	0.1 $\mu$ F	0201	0	0	Near GPU
GBAC-128	0.1 $\mu$ F	0201	0	0	Near GPU
GBAC-128	0.1 $\mu$ F	0201	0	0	Near GPU

Notes:

- Design may alternatively use two 0201W 0.47  $\mu$ F for each 0201W 1  $\mu$ F.











Table 5. GPU Supply Rail for GBACs

GPU	Capacitor Type	Footprint	N18	N17	Location
GBAC-128	0.47 $\mu$ F	0402	24	0	Under GPU
GBAC-128	1 $\mu$ F	0603	0	12	Under GPU
GBAC-128	0.1 $\mu$ F	0201	4	4	Under GPU
GBAC-128	10 $\mu$ F	0603	2	2	Near GPU
GBAC-128	22 $\mu$ F	0603	5	5	Near GPU

Notes:

- Design may alternatively use two 0201W 0.47  $\mu$ F for each 0201W 1  $\mu$ F.




Strap2	Strap1	Strap0	Vendor	Vendor number	wistron P/N	Strap	GPU
L	L	L	Samsung	K4G80325FB-HC28	N1MMHSA	0x0	N17P
L	L	H	Micron	MT51J256M32HF-80-B	MHVDXSAA	0x1	N18P
L	H	L	Hynix	H5GCS824AJR-R2C	GVK6KSA	0x2	N18P
L	L	L	Samsung	K4G80325FC-HC25	J62CNSAA	0x0	N18P

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Speed Grade	Date Code	Alert	Qual Plan	Status
8 Gb	256Mb/32	1.35V and 1.5V <sup>1</sup>	Micron	MT51J256M32HF-80-B	B-die	0x1	8 Gbps	N/A		Full	Production candidate
		1.35V and 1.55V <sup>1</sup>	Hynix	H5GCS824AJR-R2C	A-die	0x2	8 Gbps	N/A		Full	Production candidate
			Samsung	K4G80325FC-HC25	C-die	0x0	8 Gbps	N/A		Full	Production candidate

Strap Pins	Strap1	Strap0	SMB_ALT_ADOR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	L	1	0	0	0
L	L	H	1	0	0	1
L	H	L	1	0	1	0
L	H	H	1	0	1	1


10U\*21

Place under GPU




10U\*13

Place under GPU



1U\*13

Place under GPU




0.47U\*26

Place under GPU



10U\*11

Place near GPU



22U\*5

Place near GPU



22U\*10

Place near GPU



330U\*1

Place near GPU



4.7U\*2

Place near GPU



Table 2. NVVDD Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	N18	N17	Location
NVVDD Supply Net						
GB4C-128, GB4D-128	10 $\mu$ F	X65	0603	34	21	Under GPU
	1 $\mu$ F <sup>1</sup>	X65	0402 or 0201W	0	13	Under GPU
	0.47 $\mu$ F <sup>1</sup>	X65	0402 or 0201W	26	0	Under GPU
	10 $\mu$ F	X65	0603	0	11	Near GPU
	22 $\mu$ F	X65	0805	15	10	Near GPU
	4.7 $\mu$ F	X65	0603	0	2	Near GPU
	330 $\mu$ F	POS	7343	0	1	Near GPU

Note:

1. Design may alternatively use two 0201W 0.47  $\mu$ F X65 for each 0201W 1  $\mu$ F.




Table 9. VDD\_AON and VDD\_MAIN Decoupling

GPU	Capacitor Type	Footprint	Population	N18	N17	Location
N17 VDD18 (N18 NC) Supply Rail						
GB4C-128, GB4D-128	0.1 $\mu$ F	X78	0402	N/A	2	Under GPU
	1.0 $\mu$ F	X65	0603	N/A	1	Near GPU
	4.7 $\mu$ F	X65	0603	N/A	1	Near GPU
1V8_AON Supply Rail						
GB4C-128, GB4D-128	0.1 $\mu$ F	X78	0402	0	2	Under GPU
	0.47 $\mu$ F	X65	0201W	4	0	Under GPU
	1.0 $\mu$ F	X65	0402 or 0201W	0	1	Near GPU
	0.47 $\mu$ F <sup>1</sup>	X65	0201W	6	0	Near GPU
	4.7 $\mu$ F	X65	0603	3	1	Near GPU

Note:

1. Design may alternatively use two 0201W 0.47  $\mu$ F X65 for each 0201W 1  $\mu$ F.



78 MDA[63..0] <<>>  
78 FBA\_CMD[31..0] <<>>

78 DQMA0 <>>  
78 DQMA1 <>>  
78 DQMA2 <>>  
78 DQMA3 <>>  
78 DQMA4 <>>  
78 DQMA5 <>>  
78 DQMA6 <>>  
78 DQMA7 <>>

78 QSAP\_0 <>>  
78 QSAP\_1 <>>  
78 QSAP\_2 <>>  
78 QSAP\_3 <>>  
78 QSAP\_4 <>>  
78 QSAP\_5 <>>  
78 QSAP\_6 <>>  
78 QSAP\_7 <>>

78 FBA\_WCK01 <>>  
78 -FBA\_WCK01 <>>  
78 FBA\_WCK23 <>>  
78 -FBA\_WCK23 <>>  
78 FBA\_WCK45 <>>  
78 -FBA\_WCK45 <>>  
78 FBA\_WCK67 <>>  
78 -FBA\_WCK67 <>>

78 CLKA0 <>>  
78 CLKA0# <>>  
78 CLKA1 <>>  
78 CLKA1# <>>






Table 9.4 GDDR5 Command Mapping (GB4C-128 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	ABI*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

Selek CFLH N17P


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **VRAM 1,2 (1/4)**

Size Custom Document Number **Selek CFL-H** Rev **A00**

Date: Wednesday, April 03, 2019 Sheet 81 of 105


GDDR5 Data Mapping							
BYTE0 (BYTE4)		BYTE1 (BYTE5)		BYTE2 (BYTE6)		BYTE3 (BYTE7)	
MF=0	MF=1	MF=0	MF=1	MF=0	MF=1	MF=0	MF=1
DQ0	DQ24 (DQ32)	DQ8	DQ16 (DQ40)	DQ16	DQ8 (DQ48)	DQ24	DQ0 (DQ36)
DQ1	DQ25 (DQ33)	DQ9	DQ17 (DQ41)	DQ17	DQ9 (DQ49)	DQ25	DQ1 (DQ37)
DQ2	DQ26 (DQ34)	DQ10	DQ18 (DQ42)	DQ18	DQ10 (DQ50)	DQ26	DQ2 (DQ38)
DQ3	DQ27 (DQ35)	DQ11	DQ19 (DQ43)	DQ19	DQ11 (DQ51)	DQ27	DQ3 (DQ39)
DQ4	DQ28 (DQ36)	DQ12	DQ20 (DQ44)	DQ20	DQ12 (DQ52)	DQ28	DQ4 (DQ40)
DQ5	DQ29 (DQ37)	DQ13	DQ21 (DQ45)	DQ21	DQ13 (DQ53)	DQ29	DQ5 (DQ41)
DQ6	DQ30 (DQ38)	DQ14	DQ22 (DQ46)	DQ22	DQ14 (DQ54)	DQ30	DQ6 (DQ42)
DQ7	DQ31 (DQ39)	DQ15	DQ23 (DQ47)	DQ23	DQ15 (DQ55)	DQ31	DQ7 (DQ43)
DBI0	DBI3 (DB4)	DBI1	DBI2 (DB5)	DBI2	DBI1 (DB6)	DBI3	DBI0 (DB7)
EDC0	EDC3 (EDC4)	EDC1	EDC2 (EDC5)	EDC2	EDC1 (EDC6)	EDC3	EDC0 (EDC7)
GDDR5 CLK Mapping							
WCK01	WCK23 (WCK45)			WCK23	WCK01 (WCK67)		
WCK01#	WCK23# (WCK45#)			WCK23#	WCK01# (WCK67#)		
CK	CK						
CK#	CK#						
Others							
MF	MF	SEN	SEN				
ZQ	ZQ	RESET#	RESET#				




GDDR5 Data Mapping									
BYTE0 (BYT4)		BYTE1 (BYT5)		BYTE2 (BYT6)		BYTE3 (BYT7)			
MF=0	MF=1	MF=0	MF=1	MF=0	MF=1	MF=0	MF=1		
DQ0	DQ24 (DQ32)	DQ8	DQ16 (DQ44)	DQ16	DQ8 (DQ40)	DQ24	DQ0 (DQ31)		
DQ1	DQ25 (DQ33)	DQ9	DQ17 (DQ41)	DQ17	DQ9 (DQ40)	DQ25	DQ1 (DQ31)		
DQ2	DQ26 (DQ34)	DQ10	DQ18 (DQ42)	DQ18	DQ10 (DQ38)	DQ26	DQ2 (DQ30)		
DQ3	DQ27 (DQ35)	DQ11	DQ19 (DQ43)	DQ19	DQ11 (DQ39)	DQ27	DQ3 (DQ32)		
DQ4	DQ28 (DQ36)	DQ12	DQ20 (DQ44)	DQ20	DQ12 (DQ40)	DQ28	DQ4 (DQ33)		
DQ5	DQ29 (DQ37)	DQ13	DQ21 (DQ45)	DQ21	DQ13 (DQ41)	DQ29	DQ5 (DQ34)		
DQ6	DQ30 (DQ38)	DQ14	DQ22 (DQ46)	DQ22	DQ14 (DQ42)	DQ30	DQ6 (DQ35)		
DQ7	DQ31 (DQ39)	DQ15	DQ23 (DQ47)	DQ23	DQ15 (DQ43)	DQ31	DQ7 (DQ36)		
DBI0	DBI3 (DB4)	DBI1	DBI2 (DB5)	DBI2	DBI1 (DB6)	DBI3	DBI0 (DB3)		
EDC0	EDC3 (EDC4)	EDC1	EDC2 (EDC5)	EDC2	EDC1 (EDC6)	EDC3	EDC0 (EDC3)		
GDDR5 CLK Mapping									
WCK01	WCK23 (WCK45)			WCK23	WCK01 (WCK67)				
WCK01#	WCK23# (WCK45#)			WCK23#	WCK01# (WCK67#)				
CK	CK								
CK#	CK#								
Others									
MF	MF	SEN	SEN						
ZQ	ZQ	RESET#	RESET#						

Table 9.4 GDDR5 Command Mapping (GB4C-128 packages)



Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB1*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RA5*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*



**FOR VRAM1/VRAM2**



### CLOSE TO THE MEMORY

**Selek CFLH N17P**


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **VGA Power A**


Size A2	Document Number <b>Selek CFL-H</b>
------------	---------------------------------------

Size A2	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
------------	---------------------------------------	-------------------


Date: Wednesday, April 03, 2019 Sheet 83 of 105



## UNDER TO THE MEMORY



## UNDER THE MEMORY



### CLOSE TO THE MEMORY




Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		
Symbol	Unit	Config
Number of Voltage Levels N	level	160
PWM Frequency F_pwm	MHz	475
PWM Minimum Pulse Width T_pwm_min	ns	1.5
VID Transient Time T	us	1000
Component Value		
R1 (1S)	Ω	4.75
R2 (1S)	Ω	20.5
R3 (1S)	Ω	4.32
R4 (1S)	Ω	16.5
R5 (1S)	Ω	8.2
C	μF	100






Table 7.9 PWM-VID Spec and Component Values

PWM-VID Specification		
Symbol	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Width	mV	6.25
Number of Voltage Levels N	level	160
PWM Frequency F_pwm	MHz	475
PWM Minimum Pulse Width T_pwm_min	ns	1.5
VID Transient Time T	us	1000
Component Value		
R1 (1S)	Ω	6.19
R2 (1S)	Ω	20.5
R3 (1S)	Ω	4.32
R4 (1S)	Ω	16.5
R5 (1S)	Ω	8.2
C	μF	100




Symbol	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Width	mV	6.25
Number of Voltage Levels N	level	160
PWM Frequency F_pwm	MHz	475
PWM Minimum Pulse Width T_pwm_min	ns	1.5
VID Transient Time T	us	1000
Component Value		
R1 (1S)	Ω	6.19
R2 (1S)	Ω	20.5
R3 (1S)	Ω	4.32
R4 (1S)	Ω	16.5
R5 (1S)	Ω	8.2
C	μF	100


Symbol	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Width	mV	6.25
Number of Voltage Levels N	level	160
PWM Frequency F_pwm	MHz	475
PWM Minimum Pulse Width T_pwm_min	ns	1.5
VID Transient Time T	us	1000
Component Value		
R1 (1S)	Ω	6.19
R2 (1S)	Ω	20.5
R3 (1S)	Ω	4.32
R4 (1S)	Ω	16.5
R5 (1S)	Ω	8.2
C	μF	100

# APL3526QB for 1V\_VGA\_S0


87 TV\_VGA\_S0\_S0  
 79 GPU\_CAS0V7  
 88 GPU\_P0V10  
 79 VISA\_A00V7  
 87 PMW\_1000V\_VGA\_S0  
 79 PMW000V\_S0  
 867 VGA\_S0V7  
 79 PMW\_1000V\_VGA\_P0  
 79 SP\_P0V0  
 88 PMW\_VGA\_C00V7\_P0  
 79 GPU\_CAS0V7  
 79 VISA\_S0V7





74.0005.093	75.0005.470
75.0005.470	75.0005.470
75.0005.470	75.0005.470
75.0005.470	75.0005.470
75.0005.470	75.0005.470





# AOZ2260 for 1D8V\_AON




# APL3526 for 1D8V\_MAIN



74.0005.093	75.0005.470
75.0005.470	75.0005.470
75.0005.470	75.0005.470
75.0005.470	75.0005.470
75.0005.470	75.0005.470







D

D

C

C

B

B

A

A












Selek CFLH N17P



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title <b>(Reserved)</b>		
Size A3	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 88 of	105





5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1




Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 90 of 105

# SSID = TPM


19	PIRQA#	>>>	_____
15	TPM_SPI_IRQ#	>>>	_____
31,61,63,79	PLT_RST#	>>>	_____
15,40	PM_SLP_S0#	>>>	_____
15	SPI_CS_CPU_N2	>>>	_____
15,21,25	SPI_SO_CPU	<<<	_____
15,21,25	SPI_SI_CPU	>>>	_____
15,25	SPI_CLK_CPU	>>>	_____

reserve RTC Gen 9 reset circuit\_20170814  
leakage issue



reserve for modern standby

Selek CFLH N17P



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**TPM2.0**

Size  
A4

Document Number  
**Selek CFL-H**


Date: Wednesday, April 03, 2019

Rev  
**A00**


Sheet 91 of 106

Main Func = FPR

24 FPR\_SCAN# >>> \_\_\_\_\_  
15,40,44,51 PM\_SLP\_S4# >>> \_\_\_\_\_  
  
24,64 KBC\_PWRBTN# <<< \_\_\_\_\_  
24,66 LID\_CL\_SIO# >>> \_\_\_\_\_  
  
18 FP1\_USB20\_N <<< \_\_\_\_\_  
18 FP1\_USB20\_P <<< \_\_\_\_\_



	PM_SLP_S4#	FP_3D3V
S0	1	1
S3	1	1
S4	0	0
S5	0	0



FBR(Botton side finger Print Sensor)

PWFPR\_SSO: GOODIX module  
PWFPR\_NON\_SSO: ELAN module(R9211 R9214 R9217)

GF5288WN1+GF128A+GM168 Module design

Pin Definition

CN PIN MAP	
PIN NO.	INFO
1	VCC-3.3V
2	Power button
3	USB_N
4	USB_P
5	GND
6	LID closed
7	GPIO_key shielding
8	GND(ID pin)

Selek CFLH N17P

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**(Reserved)Finger Print**

Size A3  
Date: Wednesday, April 03, 2019


Document Number  
**Selek CFL-H**

Rev  
**A00**

Sheet 92 of 105

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Selek CFLH N17P




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserved)

Size A	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 93 of	105




Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A4	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date: Wednesday, April 03, 2019		Sheet 94	of 105

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Selek CFLH N17P



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserved)

Size A	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 95 of	105

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date:	Wednesday, April 03, 2019	Sheet 96 of	105



5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Selek CFLH N17P



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserved)

Size A	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 97 of	105

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

Selek CFLH N17P

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date:	Wednesday, April 03, 2019	Sheet 98 of	105

Main Func = XDP

Selek CFLH N17P




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU\_XDP;PCH\_XDP

Size A3	Document Number Selek CFL-H	Rev A00
Date: Wednesday, April 03, 2019		
Sheet 99 of 105		

5	4	3	2	1
D				D
C				C
B				B
A				A

Selek CFLH N17P



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content



Size A	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
Date: Wednesday, April 03, 2019	Sheet 100	of 105



	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

Selek CFLH N17P


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>Change History</i></b>			
Size A	Document Number <b>Selek CFL-H</b>		Rev <b>A00</b>
Date:	Wednesday, April 03, 2019	Sheet 101 of	105

Intel-Power Up Sequence






PCH SMBus Block Diagram



KBC SMBus Block Diagram





The schematic diagram illustrates the power and control connections for the KBC KB9028QA board. The board is represented by a large rectangle labeled "KBC KB9028QA".

- Power Input:** A "THEM Resistor" is connected to the "VD\_IN1" pin of the board.
- Power Output:** The "VD\_OUT1" pin is connected to the "S" pin of a "2N7002" MOSFET.
- Control Signals:**
  - The "D" pin of the MOSFET is connected to the "PURE\_HW\_SHUTDOWN#" signal.
  - The "G" pin of the MOSFET is connected to the "IMVP\_PWRGD" signal, which is also labeled "OR" in blue.
  - The "VR\_RDY" signal is connected to the "G" pin of the MOSFET and the "3D3V\_S0" power source.
- Power Regulation:** A resistor is connected between the "D" and "G" pins of the MOSFET.
- Power Sources:**
  - "3D3V\_AUX\_S5" is connected to the drain of the MOSFET and the "ECRST#" signal.
  - "3D3V\_S0" is connected to the "VR\_RDY" signal and the "G" pin of the MOSFET.
- Fan Control:**
  - The "FAN1\_PWM" and "FAN2\_PWM" signals are connected to the "FAN1" and "FAN2" components, respectively.
  - The "FAN1" and "FAN2" components are connected to the "5V\_FAN1\_S0" and "5V\_FAN2\_S0" power sources, respectively.

**CODEC ALC299**

SPK-OUT-L-  
SPK-OUT-L+

SPEAKER

SPK-OUT-R-  
SPK-OUT-R+

SPEAKER

LINE2-L  
LINE2-R

**AMP ALC1006**

OUT-L-  
OUT-L+

SPEAKER

OUT-R-  
OUT-R+

SPEAKER

HPOUT-L/PORT-T-L  
HPOUT-R/PORT-T-R  
LINE1-L  
LINE1-R  
SENSE\_A

**HP OUT**

DMIC-CLK  
DMIC-DATA

**DMIC**

**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Size Custom	Document Number <b>Selek CFL-H</b>	Rev <b>A00</b>
----------------	---------------------------------------	-------------------

Date: Wednesday, April 03, 2019 Sheet 105 of 105